

(Revised Course)

Duration: 3hrs.

Total marks: 100

NB:

Question No. 1 is compulsory,

Attempt any four out of remaining six questions,

Assume any suitable data whenever required and justify the same.

1. a) Explain Manchester carry circuits (5)
- b) Explain how ESD (electro-static discharge) affect the MOSFET (5)
- c) Write Verilog code for 8 bit counter. (5)
- d) Draw and explain Carry save adder (5)

2. a) Determine intrinsic gate capacitance with $t_{ox}=150\text{\AA}$, $V_{\sigma}=3.3\text{V}$, $\epsilon=3.9 \times 8.854 \times 10^{-14} \text{F/cm}$, if $W=4\mu\text{m}$, $L=2\mu\text{m}$. (10)
- b) Implement following function using PLA (10)

$$X = ac + b\bar{c}$$

$$Y = \bar{a}bc + \bar{a}b\bar{c}$$

$$Z = ab + \bar{a}\bar{b}$$

3. a) Explain various technique of clock generation and clock stabilization. (10)
- b) Draw 4 X 4 pseudo-nMOS ROM array circuitry having stored following data 0011, 1010, 1100, 0101. Also list the no. of address pins, data pins and word lines (10)

4. a) What is the need of sizing routing conductors, how does it affects RC delay explain? (10)
- b) Explain EEPROM using floating gate NMOSFET. (10)

5. a) Give and explain CLA Adder with generate and propagate term with their Verilog code. (10)
- b) Explain in detail the input protection circuit for CMOS, also explain output circuit with I/O circuit. (10)

6. a) Give and explain single phase clock system and explain its drawback. (10)
- b) Give various important parameters affecting switching performance of CMOS circuit. Suggest method to improve it. (10)

7. Write short note (any 3) (20)
 - a) Reliability issues in CMOS circuits.
 - b) Low power design consideration
 - c) Switch capacitor amplifier.
 - d) H tree clock distribution.
