

PART B — (5 × 16 = 80 marks)

11. (a) (i) Minimize the following expression using Karnaugh map. (8)
 $Y = A'BC'D' + A'BC'D + ABC'D' + A'B'CD'$
(ii) State and prove the Demorgan's theorem. (8)

Or

- (b) (i) Implement the switching function $f(x, y, z) = \Sigma m(0, 1, 3, 4, 12, 14, 15)$ with NAND gates. (8)
(ii) Minimize the following expression using Quine McCluskey method.
 $Y = A'BC'D' + A'BC'D + ABC'D' + ABC'D + AB'C'D + A'B'CD'$. (8)

12. (a) (i) Compare and contrast between encoder and multiplexer. (8)
(ii) Design a combinational circuit to convert binary to gray code. (8)

Or

- (b) (i) Design a combinational circuit that converts 8421 BCD code to excess-3 code. (8)
(ii) With neat diagram explain the 4 bit adder with carry look ahead. (8)

13. (a) (i) Implement JK flip flop using D flip flop. (8)
(ii) How the race condition can be avoided in a flip flop? (8)

Or

- (b) Consider the design of 4-bit BCD counter that counts in the following way:
0000, 0001, 0010....., 1001 and back to 0000. Draw the logic diagram of this circuit. (16)
14. (a) Explain the steps for design of asynchronous sequential circuits. (16)

Or

- (b) Explain the types of hazards in combinational circuits and sequential circuits and also demonstrate a hazard and its removal with example. (16)

15. (a) Implement the following using PLA.

$$A(x, y, z) = \sum m(1, 2, 4, 6)$$

$$B(x, y, z) = \sum m(0, 1, 6, 7)$$

$$C(x, y, z) = \sum m(2, 6).$$

(16)

Or

- (b) Discuss on the concept of working and applications of semiconductor memories. (16)